Application specific processor design tool and IP provider Codasip has closed its first round of public funding totaling $2.8 million. The funding is being led by Credo Ventures, a venture capital ...
NUREMBERG, Germany--(BUSINESS WIRE)--Aldec, Inc., a pioneer in mixed-HDL language simulation and hardware-assisted verification for FPGA and ASIC designs, is exhibiting at Embedded World in Nuremberg, ...
MUNICH--(BUSINESS WIRE)--Codasip GmbH, the leading supplier of RISC-V ® embedded processor IP, announced today that it has raised $10M in a Series A investment round led by private equity firms ...
Hosted on MSN
Codasip RISC-V sale fuels speculation GlobalFoundries could be expanding its processor ambitions
Codasip sale fuels speculation about GlobalFoundries expanding RISC-V processor capabilities Studio licensing strengthens case for customized silicon alongside manufacturing services Growing RISC-V ...
MOUNTAIN VIEW, CA -- November 29, 2016 -- BaySand, Codasip, Codeplay and UltraSoC today announced an integrated IoT development platform based on the RISC-V open processor instruction set architecture ...
Brno, Czech Republic – March 10 th 2017 – Codasip, a leading RISC-V processor IP provider, and T&VS (Test and Verification Solutions), a leading verification services provider for semiconductor IP, ...
Codasip, the European RISC-V developer, has announced that two of its high-performance embedded processor cores have received TÜV SÜD certification for functional safety. Codasip expands functional ...
EnSilica and Codasip have announced a strategic partnership to bring CHERI cybersecurity to automotive, critical national infrastructure, defence and aerospace applications EnSilica, the ASIC ...
The ability to automatically generate optimized hardware from software was one of the primary tenets of system-level design automation that was never fully achieved. The question now is whether that ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results